

# Lightweight Arithmetic for Mobile Multimedia Devices

Tsuhang Chen 陳祖翰  
Carnegie Mellon University  
tsuhan@cmu.edu

Thanks to Fang Fang and Rob Rutenbar



## Multimedia Applications on Mobile Devices

- **Multimedia Processing**
  - More and more applications are ported from PCs to mobile devices
  - **Floating-point** computational intensive
- **Multimedia System Development**
  - Media designers use 32-64bit floats in C++ for algorithms
  - ASIC designers use 10-20bit fixed-point units for hardware
  - Serious design disconnect



## Multimedia Applications on Mobile Devices

- **Multimedia Processing**
  - More and more applications are ported from PCs to mobile devices
  - Floating-point computational intensive
- **Multimedia System Development**
  - Media designers use 32-64bit **floats** in C++ for algorithms
  - ASIC designers use 10-20bit **fixed-point** units in hardware
  - Serious design **disconnect**



## Fixed-Point vs. Floating-Point

Fixed point	Floating-point
<div> <div> <div></div> <div></div> <div></div> </div> <div>s Integer fraction</div> </div>	<div> <div> <div></div> <div></div> <div></div> </div> <div>s exp fraction</div> </div>
<div> <div>✗ Limited dynamic range and precision</div> <div>✓ Small, less power consumption</div> <div>✗ From SW to HW: time-consuming and error-prone</div> </div>	<div> <div>✓ Wide dynamic range &amp; high precision</div> <div>✗ Big, power intensive</div> <div>✓ Easy translation from SW to HW</div> </div>





*How about make this lightweight?*

*Don't use more than necessary.*






## What Does “Lightweight” Mean





## Lightweight Floating-Point Arithmetic

- Lightweight FP arithmetic is a *middle-ground* solution








# IEEE Floats vs. CMUfloats

## IEEE Floats




## CMUfloats

- Customizable **format** providing variable dynamic range and precision  
Fraction [1, 23], exponent width [1, 8]
- On-off switch for **denormalization**
- Multiple choices for **rounding mode**  
Real-rounding / Jamming / Truncation



# Rounding in CMUfloat

- We support not only IEEE rounding, but also two “quick & dirty” modes



## C++ CMUfloat library

### Supported operators

Cmufloat double float int short	=	Cmufloat	<div> <div>+</div> <div>-</div> <div>*</div> <div>/</div> </div> <div> <div>==</div> <div>&gt;=, &gt;</div> <div>&lt;=, &lt;</div> <div>!=</div> </div>	Cmufloat double float int short
---	---	----------	---	---

### Other supported C++ features

- Pointer *Cmufloat \* a;*
- Reference *Cmufloat & a ;*
- Array *Cmufloat a[10][10] ;*
- Argument passing *func ( Cmufloat a )*
- I/O stream *cout << a;*



## C++ Cmufloat Library

### Supported operators

Cmufloat double float int short	=	Cmufloat	<div> <div>+</div> <div>-</div> <div>*</div> <div>/</div> </div> <div> <div>==</div> <div>&gt;=, &gt;</div> <div>&lt;=, &lt;</div> <div>!=</div> </div>	Cmufloat double float int short
---	---	----------	---	---

### Other supported C++ features

- Pointer *Cmufloat \* a;*
- Reference *Cmufloat & a ;*
- Array *Cmufloat a[10][10] ;*
- Argument passing *func ( Cmufloat a )*
- I/O stream *cout << a;*



## Software Library: Advantages

- Transparent mechanism to embed 'Cmufloat' in the algorithm
  - The overall structure of the source code can be preserved
  - Minimal effort in translating standard FP to lightweight FP

```

Cmufloat <14,5> a = 0.5; // 14 bit fraction and 5 bit exponent
Cmufloat <> b = 1.5;      // Default Cmufloat is IEEE float
Cmufloat <18,6> c[2];     // Define an array
float fa;

c[1] = a + b;
fa   = a * b;              // Assign the result to float
c[2] = fa + b;             // Operation between float and Cmufloat

```



## Software Library: Advantages (Cont.)

- Arithmetic operators are implemented by bit-level manipulation: more precise

Our approach:  
Emulates the hardware implementation exactly

Previous approach

```

Add( b, c) {
  a' = b + c;
  a = round (a');
}

```

Built-in FP operator

Round to limited bit-width






## Summary: Features Supported

- **Bit widths**
  - Variable from 2 bits (1 sign + 1 exp + 0 man) to 32 bits (IEEE std)
- **Rounding**
  - Use jamming (1.00011 rounds to 1.01)
  - Experiments show jamming is nearly as good as full IEEE rounding, always superior to truncation, yet same complexity as truncation
- **Denormalized numbers**
  - Not supported--our experiments on video/audio codecs suggest that denormal numbers do not improve the performance
- **Exceptions**
  - Support only the exceptional values for infinity, zero and NAN
  - Helps make the smaller FP sizes more robust



## Hardware Library: ASIC Design Flow


- Verilog to layout flow
- Timing & area analysis
- Power analysis



# Lightweight FP Adders/Multipliers


## Feature Supported

- Bit widths:  
Variable from 3 bits (1 sign + 1 exp + 1 frac) to 32 bits (IEEE std)
- Rounding:  
Jamming / Truncation




## Design Issues

- Design method
- Subcomponent structures
  - Core integer adder structure?
  - Core shifter structure?
  - Core integer multiplier structure?




# Floating Pt Adder

Blue modules have large area and / or delay



# Floating Pt Multiplier


Blue modules have large area and / or delay




We see that the multiplier has less 'over-head' than the adder

## Design Examples: Adders


32-bit Floating-point



20-bit Fixed-pt



14-bit Floating-pt



	32-bit FP	20-bit FIX	14-bit FP
Area( $\mu\text{m}^2$ ) - post layout	26634	4866	10096
Delay(ns) - post synthesys	48.95	2.44	25.77

## Adder Analysis

Fixed-point adder is *very* simple; floating point adder is complex

### Fixed Point

$$\begin{array}{r} \text{aaaa}.\text{aaaa} \\ \text{bbbb}.\text{bbbb} \\ \hline 0\text{pppp}.\text{pppp} \\ \text{pppp}.\text{pppp} \end{array}$$

If not 0, then overflow

No rounding

Final answer

### Floating Point

$$\begin{array}{r} \text{aa} \times 2^{\text{aa}} \\ \text{bb} \times 2^{\text{bb}} \\ \hline 1.\text{aa} \times 2^{\text{MAX}(\text{aa}, \text{bb})} \\ 0.00\text{bb} \times 2^{\text{MAX}(\text{aa}, \text{bb})} \\ \hline 0.0\text{ppp} \times 2^{\text{MAX}(\text{aa}, \text{bb})} \end{array}$$

Alignments are expensive

Extra add & normalize steps


$$\text{pp} \times 2^{\text{pp}}$$

Final answer




## Design Examples: Multipliers


32-bit Floating-point



20-bit Fixed-point



14-bit Floating-pt




	32-bit FP	20-bit FIX	14-bit FP
Area( $\mu\text{m}^2$ ) - post layout	60713	40738	8851
Delay(ns) - post synthesis	24.14	22.82	15.89




## Multiplier Analysis

Fixed-pt needs *more* bits to get the *same* dynamic range,  
*increasing* the size of the multiplier unit



## Radix-2 vs. Radix-16

- Higher radix has less complexity in the shifter



- More fraction width increases the complexity of multiplier
- If the number of adders is much more than the number of multipliers, then radix-16 is preferred

Radix	Area (um <sup>2</sup> )	Delay (ns)	Radix	Area (um <sup>2</sup> )	Delay (ns)
2	8401	10.21	2	7893	5.8
16	7389 (-12%)	8.48 (-17%)	16	11284 (+43%)	6.62 (+14%)

Adder

Multiplier



## Power Analysis


### ■ IDCT in



- 32-bit IEEE FP
- 15-bit radix-16 lightweight FP
- Fixed-point implementation
  - 12-bit accuracy for constants
  - Widest bit-width is 24 in the whole algorithm (not fine tuned)

Implementation	Area( $\mu\text{m}^2$ )	Delay(ns)	Power(mw)
IEEE FP	926810	111	1360
Lightweight FP	216236	46.75	143
Fixed-point	106598	36.11	110




## Multimedia Encoding/Decoding





## Rounding Modes

- Compare 3 rounding modes using IDCT video streams



## Video Demo

- IEEE double vs. variable-precision CMUfloats



Decoded with 64-bit  
"double" IDCT



Decoded with 14-bit  
"lightweight" IDCT



Decoded with 11-bit  
"lightweight" IDCT






## Hardware Reduction Using Lightweight FP


### Comparison in Area/Delay/Power

- 32-bit IEEE FP IDCT / 14-bit lightweight FP IDCT with Jamming rounding / 20-bit fixed point IDCT



## Low-Resolution Display


- Media software commonly done in full precision (32–64 bits)
  - *Why do this if the display cannot handle it?*
  - On a portable video player:



- Can't we do better than this, with smarter operators?



## Low-Resolution Display (cont.)



### Results

- Simplest: needs ~20-bit lightweight floats to work
- Better: needs 16-bit lightweight floats; even just 11-bits looks decent
- Best: needs just 9-bit floats (4 fraction bits) to work just fine.



## Video Demo

### Full Precision (64 bit)



### Using 23 bits (IEEE 1180 passed)




### Using 11 bits (IEEE 1180 failed)



## How About Audio?


- MPEG-1/2 Layer 3 (MP3)



- No standard tests for quality


## Audio Quality

- Need to rely on subjective testing on perceptual quality
  - Mean Opinion Score (MOS)
    - From 5 "imperceptible difference" to 1 "really annoying"
- Results
  - 8 subjects. 6-bit exponent and 3~7 bit fraction




## Conclusion

- Tradeoff between the "lightweight FP" and the "fixed-point"



## Ongoing Work : Automatic Design Flow



## Recap...

- **Accomplishments**
  - C++ lightweight FP arithmetic library
  - Verilog lightweight FP arithmetic library
  - Extensive experiments on video/audio/speech
- **Is the lightweight FP solution universal?**
  - No, tradeoff between fixed-point solution and lightweight FP solution
- **Ongoing work**
  - Automatic design flow
- **Important for low-power mobile devices**



## Advanced Multimedia Processing Lab

Please visit us at:  
<http://amp.ece.cmu.edu>

